Probabilistic Memristive Networks: Application of a Master Equation to
  Networks of Binary ReRAM cells by Dowling, V. J. et al.
1Probabilistic Memristive Networks: Application of a
Master Equation to Networks of Binary ReRAM
cells
Vincent J. Dowling, Valeriy A. Slipko, and Yuriy V. Pershin, Senior Member, IEEE
Abstract—The possibility of using non-deterministic circuit
components has been gaining significant attention in recent years.
The modeling and simulation of their circuits require novel
approaches, as now the state of a circuit at an arbitrary moment
in time cannot be precisely predicted. Generally, these circuits
should be described in terms of probabilities, the circuit variables
should be calculated on average, and correlation functions should
be used to explore interrelations among the variables. In this
paper we use, for the first time, a master equation to analyze
the networks composed of probabilistic binary memristors. An-
alytical solutions of the master equation for the case of identical
memristors connected in-series and in-parallel are found. Our
analytical results are supplemented by results of numerical
simulations that extend our findings beyond the case of identical
memristors. The approach proposed in this paper facilitates the
development of probabilistic/stochastic electronic circuits and
advance their real-world applications.
Index Terms—memristors, networks, probabilistic computing,
probabilistic logic
I. INTRODUCTION
RESISTANCE switching memories are a very promisingclass of memory devices that have been intensively
studied in the past few decades. The simple device structure,
scalability, fast speed, and compatibility with current silicon
technology make them ideal candidates for the next generation
of storage-class memory [1]. However, significant temporal
(cycle to cycle) and spacial (device to device) parameter
fluctuations observed in all reported ReRAM cells [2] present
a major obstacle for their wide-scale commercialization. As it
is obvious that the stochasticity is an inherent feature of the
resistance switching memories, the accurate and predictable
modeling of single ReRAM devices and circuits thereof re-
quire approaches beyond the deterministic models (such as in
Refs. [3], [4], [5], [6], [7]).
The method of stochastic differential equations [8] is the
standard way to take account for fluctuations in otherwise
deterministic models. Some applications of this method to
the problem of stochasticity in ReRAM cells have been re-
ported [9], [10], [11], [12] including the postulation of stochas-
tic memory elements by YVP and Di Ventra in 2011 [13].
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However, the method of stochastic differential equations has
yet to be adopted widely in the ReRAM community, possibly
because of its relative complexity.
The randomness in the ReRAM switching can also be
described in terms of probabilities ignoring the details of mi-
croscopic dynamics. In particular, it was shown experimentally
that the off-to-on transition in electrochemical metallization
cells (EMCs) occurs according to the Poisson distribution [14],
[15], [16]. Moreover, Medeiros-Ribeiro et al. [17] investigated
the distribution of switching times in TiO2 valence change
memories, which are another type of ReRAM cells. They
found that both off-to-on and on-to-off transitions are de-
scribed by a log-normal distribution. The Poisson distribution
observed in EMCs [14], [15], [16] indicates a Markovian
dynamic that can be conveniently described in terms of a
master equation.
This is the first part of a series devoted to probabilistic
memristive networks. In this first part we consider networks
composed of N binary ReRAM cells, or simply memristors1,
governed by Poisson switching statistics. A master equation is
introduced to describe the network dynamics on average that,
in a particular realization, consists in consecutive jumps over
some of 2N states. The master equation is solved analytically
for the cases of identical memristors connected in-series
and in-parallel. The derivations made in this work assume
an abstract two-state model of ReRAM cells supported by
experiments [14], [15], [16] and could be verified with those
devices that behave according to such a model.
This paper is organized as follows. In Sec. II preliminaries
are presented that include the probabilistic model summary,
and numerical simulation details. Sec. III presents the master
equation, and its solutions for the cases of in-series and
in-parallel connected memristors. Correlation functions are
introduced and derived in Sec. IV. We conclude in Sec. V.
The appendix contains a concise mathematical treatment of
the dynamics of the off-to-on transition in the circuit of N in-
parallel and in-series connected memristors, and some other
supplementary results.
II. PRELIMINARIES
A. ReRAM cell switching model
In this paper we consider the networks of probabilistic
binary resistance switching memories. By binary [21], [22] we
1The claim [18] that ReRAM cells are memristors [19] is debatable [20].
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2was veried to have switched to the ON state, the voltage bias
was turned off and the device was reset to the OFF state by
applying a negative voltage pulse. This process was repeated one
hundred times at each bias condition to analyze the temporal
variations of the switching behavior.
The wait time before switching shows apparent randomness.
For example, Fig. 1a shows the histogram for the wait times
associated with an applied voltage of 2.5 V. As can be seen, even
for a given voltage applied to the same device, the wait time is
not xed but rather shows a large distribution. Previous studies
on such devices4,14,17 have shown that the resistance switching is
associated with the formation and rupture of a single dominant,
nanoscale conducting lament. Filament formation involves
oxidation, ion transport and reduction processes, all of which
are thermodynamically driven5,18 and require overcoming
specic activation energies. Typically one of the processes is
rate-limiting so that switching is associated with thermal acti-
vation over a dominant energy barrier and is thus probabilistic
in nature, if only a dominant lament is involved.14 As a result,
even for the same lament in the same device, the wait time will
be broadly distributed and in principle can only be predicted in
terms of statistics while the individual switching events occur
randomly in nature.
Mathematically, if only one dominant energy barrier limits
the switching process, the wait time is expected to follow a
Poisson distribution and the probability that a switching event
occurs within Dt at a given time t is given by
PðtÞ ¼ Dt
s
et=s (1)
where s is the characteristic wait time.14
Fig. 1 shows that excellent t of the wait times to the Poisson
distribution in eqn (1) can be obtained with just one tting
parameter (s), in agreement with the hypothesis of thermal
activation over a dominant energy barrier during lament
formation in these devices. The Poisson distribution of the wait
time, with the standard deviation equaling the mean, further
veries that the switching is random and stochastic in nature.
To improve the reliability of these intrinsically non-deter-
ministic devices in deterministic storage and logic applications,
feedback schemes that check the state of the device aer every
write operation,19 or error-control coding and redundancy20,21
can be employed. Alternatively, excess programming voltage
and long pulse width can be used to ensure the correctness of
each write. By integrating eqn (1), we see that if the program-
ming voltage is applied for time >5s, then the switching prob-
ability reaches >99%, i.e. high programming success rates can
be obtained. Since the characteristic wait time s is strongly
voltage dependent, the average wait time can be reduced dras-
tically at higher voltages too. As can be seen from Fig. 1b and c,
the switching time distribution at different programming volt-
ages preserves the Poisson nature but the characteristic wait
time decreases signicantly as the bias voltage is increased.
With an increase in 2 V in the applied voltage, the characteristic
time drops exponentially by almost three orders of magnitude
(Fig. 1d). The strong voltage dependence of (average) switching
time is expected within the lament formation picture since the
energy barriers for both the oxidation and the ion transport
processes are eld-dependent (the reduction processes of the
ions are not thought to be the rate-limiting process)5,18 and the
effective barrier height is reduced upon the application of
the bias voltage.14,22,23 Thus by increasing the programming
voltage, s can be reduced signicantly down to the nanosecond
regime14 so that switching with a high success rate can be
achieved. However, using excessively high voltage and exces-
sively long pulses can result in an increased power envelope and
lead to unnecessary device degradation. Instead of trying to
force these non-deterministic devices to function deterministi-
cally, we show that useful functions may be obtained by taking
advantage of this inherent stochastic switching nature at low
voltages and shorter times.
First, we note that the switching probability can be calcu-
lated by integrating the Poisson distribution in eqn (1), which
leads to
C(t) ¼ 1  et/s (2)
For an applied voltage of 2.5 V, the prediction based on (2) is
shown in Fig. 2a as the solid line. The switching probabilities
can also be obtained by calculating the cumulative probability
distribution function from data in Fig. 1a, shown as the squares
in Fig. 2a. Again good agreements can be obtained, in agree-
ment with the model.
The signicance of eqn (2) is that we can now predict the
switching probability at a given programming voltage and pulse
width, even though each switching event is random. We verify
these predictions by applying a programming pulse at xed
amplitude (e.g. 2.5 V) and pulse width (e.g. 300 ms) and
measuring whether the device was switched to the ON state
during the pulse or not. The device currents measured aer the
Fig. 1 Random wait time distribution. (a–c) Distributions of wait times for
applied voltages of 2.5 V (a), 3.5 V (b) and 4.5 V (c). Solid lines: fitting to the
Poisson distribution of eqn (1) using s as the only fitting parameter. s ¼ 340 ms,
4.7 ms and 0.38 ms for (a)–(c), respectively. Insets: (a) DC switching curves, (b)
example of a wait time measurement and (c) scanning electron micrograph of a
typical device (scale bar: 2.5 mm). (d) Dependence of s on the programming
voltage. Solid squares were obtained from fitting of the wait time distributions
while the solid line is an exponential fit.
This journal is ª The Royal Society of Chemistry 2013 Nanoscale, 2013, 5, 5872–5878 | 5873
Paper Nanoscale
Pu
bl
ish
ed
 o
n 
24
 A
pr
il 
20
13
. D
ow
nl
oa
de
d 
by
 U
ni
ve
rs
ity
 o
f S
ou
th
 C
ar
ol
in
a 
Li
br
ar
ie
s o
n 
6/
11
/2
02
0 
3:
09
:4
3 
PM
. 
View Article Online
Fig. 1. (a-c) Experimentally measured distributions of switching (wait)
times in Ag-SiO2 cells [15]. (d) Voltage-dependence of the characteristic
switching time τ(V ) (see Eq. (2)). The solid lines in (a-c) are fitting to the
Poisson distribution (Eq. (1)). An example of I − V curve, switching time
measur ment, nd sampl micrograph are prese ted in the insets in (a)-(c),
respectiv ly. Reprinted with permission from [15].
mean that our devices can be found in one of two well-defined
resistance states, Ron and Roff . By probabilistic we mean
that randomness plays a role in the process of switching. It is
assumed that the switching events are instantaneous, and their
probability is a well-known function of the applied voltage
or current. For compactness, we use the terms “memrist rs”
and “probabilistic binary resistance switching memories” in-
terchangeably. However, it should be emphasized that the
devices considered here are not described by t memristor
equations [19], [23].
The studies [14], [15], [16] of th off-to-on transition in
electrochemic l metallization c lls have shown that the prob-
ability of switching within a small time interval ∆t  τ(V )
follows the Poisson distributio
P (t) =
∆t
τ(V )
e−t/τ(V ), (1)
where τ(V ) is the voltage-dependent characteristic switching
time, and V is the voltage across the cell. Fig. 1 presents
results of experi ental measurements reprinted from Ref. [15].
In these experiments, a single emristor initialized into the
off-state is subjected to a constant voltage starting at t = 0.
The time of the transition from the off- into the on-state is
traced by a step in the current (see the inset in Fig. (1)).
Eq. (1) was used to fit the distributions of the switching times.
Technically, it describes the probability of switching within the
time interval from t to t+ ∆t for a memristor in the off-state
at t = 0.
Moreover, a very good agreement with experimental data
was obtained using
τ(V ) = τ0e
−V/V0 , (2)
where τ0 and V0 are fitting parameters, see Fig. 1(d). Eq. (2)
indicates that the resistance switching in EMCs is an activated
process (an energy barrier must be overcome to change the
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Fig. 2. (a) I − V curve of a probabilistic binary memristor. This plot was
obtained using the parameter values τ0 = τ1 = 3 ·105 s, V0 = V1 = 0.05 V,
Ron = 1 kΩ, Roff = 10 kΩ and plotted for 100 cycles of 1.5 V amplitude
1 kHz frequency sinusoidal voltage. (b) Averaged I−V curves (over a 1000
periods of sinusoidal voltage) plotted for several applied voltage frequencies.
cell resistance). We note that the exponent in Eq. (1) is the
occupation probability of the off-state, while ∆t/τ is the
probability of switching within the time interval ∆t given that
the cell is in the off-state.
In what follows we assume that the on-to-off switching is
also described by a Poisson distribution, albeit parameterized
differently. Specifically, the switching rates (inverses of the
switching times) are calculated as
γ0→1(V ) =
{ (
τ0e
−V/V0)−1 , V > 0
0 otherwise
, (3)
γ1→0(V ) =
{ (
τ1e
−|V |/V1)−1 , V < 0
0 otherwise
. (4)
To graphically represent Eqs. (3)-(4), Fig. 2 shows the
current-voltage curves of a probabilistic binary memristor. In
particular, Fig. 2(a) demonstrates a very stochastic behavior
in the switching region, with a variability from cycle to cycle.
After the averaging (Fig. 2(b)), the current-voltage curves
resemble the curves in deterministic models. We emphasize
that in Fig. 2(b) the hysteresis collapses at high frequencies –
a well-known feature of the deterministic memristive behav-
ior [23].
3B. Numerical simulations
In the simulations presented below, a circuit of N = 10
memristors initially in the off-state (R(t = 0) = Roff ) is
considered. It is assumed that the positive applied voltage
drives all the memristors into the on-state. In some of our cal-
culations, it is assumed that the memristors are identical with
Fig. 2 parameters. Moreover, the impact of device variability
was investigated numerically, assuming a uniform distribution
of the parameters τ0 and V0.
To simulate in-parallel connected memristors (Fig. 3(a)),
each memrisor is subjected to a voltage Vi = Va. A probability
for any memristor to switch from the off- to on-state is then
generated according to Eq. (3) as ∆tγ0→1(Va), where ∆t is
the simulation time step. This probability is then compared to
a random number between zero and one. If the probability
is greater than the number generated for that memristor,
it switches on. Time is then incremented and the process
continues until all memristors are in the on state. The time
it takes for the last memristor to switch is then recorded.
To simulate in-series connected memristors (Fig. 3(b)), a
chain of N memristors is subjected to a voltage Va. The
simulation process is the same as in the case of in-parallel
memristors, except the voltage across memristors change as
the switching progresses. Therefore, at each step, the applied
voltage and therefore the switching probabilities are generated
for each memristor. As before, the time is then recorded
when the final memristor has switched to the on state. For
the purpose of comparison, the average voltage across each
memristor in the in-parallel and in-series calculations was the
same.
This same analysis is also performed for nonidentical mem-
ristors. That is τ0 and V0 are no longer held constant, but
are randomly generated for each memristor using uniform
distributions.
C. Simplest master equation
To facilitate the understanding of the master equation ap-
proach, let us derive the simplest master equation. The master
equation describes how a system composed of probabilistic
states evolves. It’s a well-known equation in statistical sys-
tems [24] which is often used to model the time evolution of
stochastic processes such as chemical reactions, or diffusion
processes, for example.
Consider a single probabilistic memristor connected to a
constant voltage source and experiencing off-to-on switching.
The state of the memristor can be represented by the proba-
bilities of finding it in the off- and on-state, p0(t) and p1(t),
respectively. Clearly, these probabilities change with time as
it is more likely that the memristor is found in the on-state
as time evolves. If the initial state of memristor is off, then
p0(t = 0) = 1 and p1(t = 0) = 0. Moreover, since the
memristor can be found definitely in the on- or off-state with
a unit probability (no other states available), p0(t)+p1(t) = 1.
Next, the probability of switching during the time interval
t to t + ∆t is given by the product of the probability that
the memristor is still in the off-state, p0(t), and the switching
M1
Va
M1
MN
(a) (b)                           (c)
M3
M4
M1
M2
R1
GND GND Vb(t) Vc(t)
Va(t)
MN
Va
Fig. 3. Memristive networks considered in this paper: (a) N memristors
connected in-parallel, (b) N memristors connected in-series, and (c) circuit
combining memristors, resistors, and subjected to several voltage sources.
probability ∆t/τ(V ). Therefore, the occupation probability of
the on-state changes as
p0(t+ ∆t) = p0(t)− p0(t) ∆t
τ(V )
or
p0(t+ ∆t)− p0(t)
∆t
= −p0(t)
τ
.
In the limit of ∆t→ 0, and using p0(t)+p1(t) = 1 we obtain
dp0(t)
dt
= −p0(t)
τ(V )
,
dp1(t)
dt
=
p0(t)
τ(V )
that is the simplest master equation. It is not difficult to find the
solutions of the above equations and verify that the probability
of switching given by Eq. (1) (divided by ∆t) enters into
their right-hand sides. Therefore, the change in the probability
of finding the memristor in a certain state during some time
interval is given by the probability of switching during that
same time interval with the appropriate sign.
III. MASTER EQUATION
A. General framework
Consider a network composed of N probabilistic memris-
tors, some (or no) resistors, voltage and/or current sources
(for an example see Fig. 3(c)). There are 2N possible network
states corresponding to various combinations of the memristor
states. Let’s use Θ = (...kji) to denote a particular network
state. Here, i is the state of the first memristor (0/1 for the
off/on-state), j is the state of the second memristor, and so
on. For a particular network state Θ, the voltage across m-th
memristor, V mΘ , can be found using Kirchhoff’s circuit laws
2.
Generally, each realization of circuit dynamics is unique
as the time moments when the switchings occur cannot be
predicted deterministically. Starting from the same initial state
and repeating the experiment many times, one can find time-
dependent occupation probabilities of network states, pΘ(t),
that describe the circuit evolution on average. These probabil-
ities can be calculated using the master equation.
The master equation can be generally written as
dpΘ(t)
dt
=
N∑
m=1
(
γmΘmpΘm(t)− γmΘ pΘ(t)
)
, (5)
2Note that the sign of VmΘ depends on the memristor connection polarity.
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Fig. 4. Full transition scheme for 2 memristors.
where Θm is the network state obtained from Θ by flipping
the state of m-th memristor, γmΘ are the transition rates for m-
th memristor in the configuration Θ (given by, e.g., Eqs. (3)
and (4)), and γmΘm is defined similarly
3. We note that the
general form of the master equation does not depend on the
circuit topology, presence or absence of resistors in the circuit,
and how the external signals are applied. This information is
contained in the voltage-dependent transition rates, γmΘ and
γmΘm , that should be evaluated for each network state with the
use of Kirchhoff’s laws. The full transition scheme for the
case of 2 memristors is presented in Fig. 4, while examples of
reduced transition schemes are shown in Fig. 5. We emphasize
that the right-hand side of Eq. (5) contains only the transitions
associated with the flipping the state of a single memristor
as, generally, the probability of simultaneous switching is
negligibly small (for the theory of kinetic processes it is
common to neglect the simultaneous transitions).
The solution of Eq. (5) can be employed to find various dis-
tributions and circuit characteristics on average. For instance,
the average resistance of memristor 1 can be found using
〈R1(t)〉 = Roffp10(t) +Ronp11(t), (6)
where p10 =
∑
k,j,...=0,1
p...kj0(t), and p11 =
∑
k,j,...=0,1
p...kj1(t).
Here, the sums are taken over all possible states with a fixed
state of memristor 1. Moreover, various terms in the right-hand
side of Eq. (5) can be of great help in various calculations,
including the calculations of average switching times and their
distributions (presented in the next Sec. III-B).
B. Two memristors connected in-series: A case study
To exemplify the approach in Eq. (5), consider a relatively
simple yet interesting problem of the resistance switching in
a circuit of two probabilistic binary memristors connected in-
series. It is assumed that the memristors are connected to a
constant positive voltage, and experience switching from the
off- into the on-state. Thus the initial conditions are p00 =
1 and pij = 0 for (i, j) 6= (0, 0). Since a positive voltage
is applied to each memristor, the on- to off- transitions are
impossible in the given circuit configuration, therefore, the
corresponding switching rates (such as γ101 and γ
2
10) are equal
to 0. Fig. 5(a) presents a reduced transition scheme for the
problem that includes only the processes occurring at Va > 0.
3Eq. (5) can be easily extended to the case of multi-state memristors [25].
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Fig. 5. Reduced transition schemes for (a) 2 and (b) 3 memristors connected
in-series or in-parallel, and experiencing the off-to-on switching.
Assuming that the memristors are identical, we set γ100 =
γ200, γ
2
01 = γ
1
10, p01(t) = p10(t). Then Eq. (5) takes the form
dp00(t)
dt
= −2γ100p00, (7)
dp01(t)
dt
= γ100p00 − γ201p01, (8)
dp11(t)
dt
= 2γ201p01, (9)
where γ100 = γ0→1(V
1
00), and γ
2
01 = γ0→1(V
2
01). Here, V
1
00 =
Va/2 is the voltage across memristor 1 in the network state
(00), while V 201 = Roff/(Ron+Roff )Va is the voltage across
memristor 2 in the network state (01), and Va is the applied
voltage. The solution of Eqs. (7)-(9) reads
p00(t) = e
−2γ100t, (10)
p01(t) = p10(t) =
γ100
γ201 − 2γ100
(
e−2γ
1
00t − e−γ201t
)
,(11)
p11(t) = 1− p00(t)− 2p01(t). (12)
Average network switching time– The network switching
time is associated with the transition to the state 11. The
switching probability distribution as a function of time is given
by the right-hand side of Eq. (9), 2γ201p01(t). It can be used
to calculate the average switching time according to
〈T11〉 =
∞∫
0
t2γ201p01(t)dt =
1
2γ100
+
1
γ201
. (13)
The variance 〈(t− 〈T11〉)2〉 represents a measure of the
cycle-to-cycle variability. To find the variance, the outer av-
eraging is performed as in the above Eq. (13), with 〈T11〉
represented by the right-hand side of Eq. (13). We find
〈(t− 〈T11〉)2〉 = 2γ201
∞∫
0
(
t−
[
1
2γ100
+
1
γ201
])2
p01(t)dt
=
1
4(γ100)
2
+
1
(γ201)
2
.
Average switching time of memristor 1.– This switching
time is associated with transitions 00 → 01 and 10 → 11.
For these processes, the switching probability distribution can
be expressed as
Φ1(t) = γ
1
00p00(t) + γ
1
10p10(t). (14)
5Using Eq. (14), one can find
〈T1〉 =
∞∫
0
tΦ1(t)dt =
1
2γ100
+
1
2γ201
. (15)
Average resistance of memristor 1.– This quantity can be
directly calculated using the probabilities (10)-(12) as
〈R1(t)〉 = Roff (p00(t) + p10(t)) +Ron (p01(t) + p11(t)) .
(16)
It is interesting to compare the switching time of memristors
connected in series with the switching time for memristors
connected in parallel. The latter is derived in the Appendix B
(Eq. (B.6) for N = 2). Using Ron = 1 kΩ, Roff = 10 kΩ,
τ0 = 3·105 s, V0 = 0.05 V, Va = 2 V (in-series), and Va = 1 V
(in-parallel), we find
〈T11〉 = 309 µs, (17)
〈T‖,2〉 = 928 µs. (18)
This estimation indicates that the switching of memristors
connected in-series occurs significantly faster compared to
the switching of in-parallel connected ones. Physically, such
behavior can be explained by the voltage divider effect where
the switching of one memristor leads to a voltage increase
across another accelerating its switching.
C. More complex cases
Using numerical simulations, we studied the switching in
the networks of N = 10 memristors connected in-series and
in-parallel. The simulation approach is described in Sec. II-B.
We investigated the networks of identical and non-identical
memristors. In the case of identical memristors, we have
verified that numerical results are in agreement with analytical
results presented in Appendix A. In fact, one of our main
analytical findings is the expression for the network switching
time, Eq. (A.19), which can be rewritten as
〈TN 〉 =
N−1∑
j=0
1
(N − j)γj , (19)
where γj is defined below Eq. (A.1), and can be evaluated with
the help of Eq. (3). We emphasize that Eq. (19) also describes
the off-to-on transition in the network of in-parallel connected
memristors (see Eq. (B.7)), and can be used to model the on-
to-off transitions (with a proper selection of switching rates).
Fig. 6 shows the distributions of switching times in the
networks of identical and non-identical memristors connected
in-parallel. In the case of non-identical memristors, τ0 and
V0 are determined by probabilistic distributions for each
memristor to see if the randomness of τ0 and V0 have any
significant effect on the network dynamics. According to
Fig. 6, the randomness of τ0 and V0 significantly broadens
the distribution of switching times in the case of in-parallel
connected memristors. As memristors connected in-parallel
switch independently, their network switching time depends
significantly on the slowest switching memristor, which, sta-
tistically, has a longer characteristic switching time than that
of identical memristors.
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Fig. 6. Switching time distributions for network of N = 10 memristors
connected in-parallel switching from the off- to on-state with Va = 1 V found
in 104 numerical simulations. The identical memristors have constants τ0 =
3·105 s, and V0 = 0.05 V. The non-identical memristors are characterized by
random flat distributions of τ0 and V0 in the intervals [2 · 105, 4 · 105] s and
[0.04, 0.06] V, respectively. The mean switching time is 1.81 ms for identical
memristors and 15.3 ms for non-identical memristors. The bin size is 0.1 ms
(top histogram) and 1 ms (bottom histogram). The dashed line overlaying the
top histogram is found analytically using the master equation approach (see
text for details).
The distributions of network switching time for identical and
non-identical memristors connected in-series are presented in
Fig. 7. We note that Figs. 6 and 7 were obtained assuming the
same voltage across each memristor on average. In the case
of in-series connected memristors (Fig. 7), the voltages across
memristors were recalculated at each time step according
to the instantaneous network configuration. Generally, in-
series connected memristors switch faster than the memristors
connected in-parallel. This is explained by a cascading effect
for in-series connected memristors: The switching to the on-
state of one generates an increased probability to switch for the
remaining off-state memristors. We note that the shorter (on-
average) network switching time for the case of non-identical
memristors in Fig. 7 is due to the important role of the fastest
switching memristor in the network.
Our numerical results for both in-parallel and in-series
connected identical memristors are in perfect agreement with
analytical results. The distribution of network switching time
is associated with the dynamics of occupation of the last state,
and is simply given by dp11..11/dt. In the case of in-parallel
connected memristors, the time derivative of Eq. (B.4) results
in the switching time distribution
Nγ10
(
1− e−γ10 t
)N−1
.
This distribution (appropriately normalized) is presented by
the dashed curve in Fig. 6. The network switching time for
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Fig. 7. Switching time distributions for network of N = 10 memristors
connected in-series switching from the off- to on-state with Roff/Ron = 10
at Va = 10 V found in 104 numerical simulations. The memristor parameters
are as in Fig. 6. The mean switching time is 74.2 µs for identical and 16.4 µs
for non-identical memristors. The bin size is 5 µs (top histogram) and 1 µs
(bottom histogram). The dashed line overlaying the top histogram is found
analytically using the master equation approach (see text for details).
in-parallel connected memristors is calculated using Eq. B.7
expression, and is exactly 1.81 ms.
In the case of in-series connected memristors, dp11..11/dt is
calculated using bNpN−1(t) with the help of Eq. (A.12). This
distribution is plotted in Fig. 7 (appropriately normalized). The
perfect agreement with the numerical result is evident. The in-
series switching time found using Eq. (19) is 72.4 µs, which
is slightly shorter than that found in our numerical simulations
(74.2 µs).
IV. CORRELATION FUNCTIONS
A. General approach
When the memristors interact through a circuit, correlations
between their states develop. Correlation functions [24] are a
common tool used for their description. For instance, for two
memristors i and j, the two-times correlation function can be
defined as
Kij(t, s) = 〈Ri(t)Rj(t+ s)〉 − 〈Ri(t)〉〈Rj(t+ s)〉, (20)
where s defines a second moment of time, which is shifted
from t by s. Similarly, we can define the auto-correlation
function
Kii(t, s) = 〈Ri(t)Ri(t+ s)〉 − 〈Ri(t)〉〈Ri(t+ s)〉, (21)
which allows us to find, in particular, the variance Var(Ri) of
the resistance of selected memristor i, by substituting s = 0
into Eq. (21).
B. Two memristors connected in-series
To derive correlation functions analytically, we first intro-
duce a joint probability distribution function
Φ(t1, t2)dt1dt2 = γ100e
−2γ100t2dt2γ201e
−γ201(t1−t2)dt1. (22)
Eq. (22) describes the probability of switchings of memristor
1 in the time interval from t1 to t1 + dt1, and memristor 2
in the time interval from t2 to t2 + dt2 in the assumption of
t1 > t2. Here, the term γ100e
−2γ100t2dt2 is the probability of
memristor 2 independently switching and γ201e
−γ201(t1−t2)dt1
is the probability of memristor 1 switching assuming mem-
ristor 2 has already switched at t = t2. The case of t2 > t1
is described by the right-hand side of Eq. (22) with 1 ↔ 2.
We note that in Eq. (22), one can recognize the well-known
expression for the conditional probability.
Eq. (22) can be used to re-derive various quantities already
discussed in Sec. III-B. For the convenience of the reader,
some of the relevant relations are provided in Appendix C. To
derive the correlation function (20) we note that the resistance
as a function of time can be presented as
Ri(t) = Roff + (Ron −Roff )H(t− ti), (23)
where H(..) is the Heaviside step function, and ti is the
switching time of the memristor i. The average of Ri(t)
can be found using Eq. (16). The calculation of K12(t, s)
in Eq. (20) involves finding the average of the product of
Heaviside functions
〈H(t− t1)H(t+ s− t2)〉 =
=
∞∫
0
∞∫
0
Φ(t1, t2)H(t− t1)H(t+ s− t2)dt2dt1 =
= p10(t) + p11(t)− e−γ201sp01(t), (24)
where we took into account Eqs. (C.3), (14), and (22). By
substituting Eq. (23) into Eq. (20) for the cases i = 1 and
j = 2 we get
K12(t, s)
(Roff −Ron)2
= 〈H(t− t1)H(t+ s− t2)〉
− 〈H(t− t1)〉〈H(t+ s− t2)〉.
This leads to the following expression for the correlation
function
K12(t, s)
(Roff −Ron)2
= [1− p0(t)]p0(t+ s)− p01(t)e−γ201s, (25)
where p0(t) = p00(t) + p01(t).
The same technique can be used to calculate the auto-
correlation function Kii(t, s) defined by Eq. (21). In this case,
it is even simpler to do it because we need only the switching
probability distribution Eq. (14). As a result we get for the
auto-correlation function
Kii(t, s)
(Roff −Ron)2
= [1− p0(t)]p0(t+ s). (26)
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Fig. 8. One-time correlation function K˜i,j(t) for a set of N = 10 identical
and non-identical memristors. The memristor parameters are the same as in
Fig.6.
C. More complex cases
A normalized one-time correlation function for two ran-
domly chosen memristors i and j can be calculated using
K˜ij(t) ≡ Kij(t, 0) = < Ri(t)Rj(t) > − < Ri(t) >< Rj(t) >
(Roff −Ron)2 ,
where Ri(t) is the resistance of memristor i at time t. The
above expression was evaluated numerically for N = 10
memristive networks. The results are shown in Figure 8 for
the networks of identical and non-identical memristors.
Several features in Fig. 8 can be mentioned here. First,
at the initial moment of time K˜i,j(0) = 0 as the initial
state of network is deterministic (all memristors are in the
off-state initially). Second, the in-series correlation functions
have a maximum when the probabilities of Ron and Roff
are approximately the same. Moreover, the maximum value
of these functions does not exceed 0.25. Third, at long times,
the in-series functions approach zero as the memristor states
at long times are nearly deterministic (all memristors end
up in the on-state). Finally, K˜i,j(t) for in-parallel connected
memristors is always zero as such memristors do not interact
through the network. Therefore, correlations among them do
not develop.
V. DISCUSSION AND CONCLUSION
The modeling of probabilistic memristive networks presents
opportunities and challenges. The opportunities open up as
there is an increasing interest in the stochastic computing [16],
[26], [27], [28], [29], [30] and neuromorphic computing with
stochastic synapses [31], and, in principle, all ReRAM de-
vices exhibit a certain level of stochasticity. The fact that
the probabilistic memristive networks can be described in
terms of the master equation offers strong possibilities to
simulate various processes ranging from chemical reactions
to radioactive decay in hardware. The challenges are due
to the complexity of probabilistic modeling. In the case of
binary memristors, the number of network states increases
as 2N . Therefore, to describe even modest networks, say, of
N = 20 memristors, already more than 106 network states are
required 4.
SPICE simulations of probabilistic memristive networks can
be performed similarly to the SPICE modeling of chemical re-
actions [32], [33]. For this purpose, the master equation (5) can
be mapped to an electronic circuit with the capacitor charge
representing the state occupation probabilities pΘ(t), and other
components such as voltage-controlled current sources used to
represent the right-hand side of Eq. (5). Depending on the a-
priori knowledge of driving conditions, either a full transition
scheme (such as in Fig. 4) or partial one (such as in Fig. 5)
can be implemented. While SPICE modeling of probabilistic
networks is rather straightforward, it is beyond the scope of
this paper and will be explored in the future.
Electrochemical metallization cells have been considered
as binary memristors [21], [22], and currently they are the
most suitable type of ReRAM cells to test our theory. In
fact, the model parameters used in this work (listed in Fig. 2
caption) were extracted from a fitting curve in Ref. [14] with
a subsequent scaling of V0 in the assumption of ∼ 20 nm a-Si
layer. However, the extracted value of τ0 = 3 · 105 s is quite
short 5. A more realistic (in terms of the long-time information
storage capability) model – an adaptive probabilistic threshold
model (APTM) – is formulated in Appendix D. The hysteretic
curve of the APTM model are qualitatively similar to Fig. 2
in the main text.
Finally, we note that care must be taken when the binary
model is used to simulate experiments with physical devices.
A limitation is related to the fact that in electrochemical
metallization cells the off-to-on transition may occur in a step-
by-step fashion when the filament advances through several
hopping sites [14]. Moreover, in the resistor-EMC circuits the
filament growth may be reduced due to the voltage divider
effect [14]. These effects are beyond the binary approximation
and will be addressed in the future work [25].
To conclude, the modeling of stochastic memristors and
their circuits is still in a nascent stage compared to the case
of deterministic devices. In this paper we have introduced a
master equation-based approach to model networks of proba-
bilistic memristors. This approach provides the most complete
information about the system including various switching
times, occupation probabilities, and correlation functions. This
work advances the field of memristor circuits [34], [35] by in-
troducing the methodology to model networks of probabilistic
memristors, and by finding the solution of a master equation
in several model cases.
APPENDIX A
SWITCHING OF N MEMRISTORS CONNECTED IN-SERIES
Consider the dynamics of N identical probabilistic mem-
ristors connected in-series to a constant voltage source Va. It
is assumed that at t = 0 all the memristors are in the off-
state, and the applied voltage induces their switching into the
on-state.
4In the case of symmetries some simplifications are possible (e.g., identical
memristors, etc.).
5This constant is a measure of the information storage time at zero applied
voltage.
8A. Equations
We simplify the kinetic equation (5), made possible due
to symmetric initial conditions and similarity of memristors.
In this situation the probabilities of all network states with
the same number of memristors in the on-state are the same
(for instance, for N = 2, p01(t) = p10(t)). To simplify the
notation, in this Appendix we use pm to denote the probability
of a state with m memristors in the on-state. Then, Eq. (5) can
be rewritten in the form
dp0
dt
= −Nγ0p0,
dpm
dt
= mγm−1pm−1 − (N −m)γmpm,
(A.1)
where m changes from 1 to N , γm−1 is the transition rate
from pm−1 to pm, and γm is defined similarly.
We note that the occupation probabilities are subjected to
the constraint
N∑
m=0
(
N
m
)
pm(t) = 1. (A.2)
Here, the binomial coefficients
(
N
m
)
take into account the
number of states with the same number of memristors in the
on-state. Differentiating Eq. (A.2) with respect to t we get
N∑
m=0
(
N
m
)
dpm
dt
= 0. (A.3)
In what follows, Eq. (A.1) is solved analytically using the
following initial conditions: p0(t = 0) = 1, pi(t = 0) = 0 for
i = 1, .., N .
B. Building solution
Defining am = (N −m)γm and bm = mγm−1 Eqs. (A.1)
can be rewritten as
dp0
dt
= −a0p0,
dpm
dt
= bmpm−1 − ampm,
(A.4)
For the first of the above equations, the solution is
p0(t) = e
−a0t. (A.5)
For m = 1, the equation is
dp1
dt
= b1p0 − a1p1,
whose solution can be presented as
p1(t) = b1
(
e−a0t
a1 − a0 +
e−a1t
a0 − a1
)
. (A.6)
Finally, consider the case of m = 2. The solution of
dp2
dt
= b2p1 − a2p2
is given by
p2 = b1b2
[
e−a0t
(a1 − a0)(a2 − a0) +
e−a1t
(a0 − a1)(a2 − a1)+
+
e−a2t
(a0 − a2)(a1 − a2)
]
. (A.7)
C. Solution
Based on the above analysis, the probability pm(t) involves
m exponentially decaying terms. Therefore, at step m we can
write
pm(t) =
m∑
i=0
Cmi e
−ait (A.8)
and at step m− 1
pm−1(t) =
m−1∑
i=0
Cm−1i e
−ait. (A.9)
Here, Cmi is the i-th pre-exponential factor at the step m, and
Cm−1i is the one at the step m− 1.
To find the relation among the coefficients Cji at different
steps, consider Eq. (A.4). Substituting pm−1 in the form of
Eq. (A.9) into Eq. (A.4), one can find
dpm
dt
+ ampm = bm
m−1∑
i=0
Cm−1i e
−ait
Multiplying both sides by the integrating factor eamt leads to
d
dt
(
pme
amt
)
= bm
m−1∑
i=0
Cm−1i e
amt−ait ,
pm(t) =
m−1∑
i=0
bm
am − aiC
m−1
i e
−ait + Cmme
−amt. (A.10)
Here, Cmm is the integration constant, that can be determined
from the initial condition pm(t = 0) = 0. Importantly,
Eq. (A.10) shows explicitly how the pre-exponential factors
Cji evolve from step to step: C
m
i = bm/(ai − am)Cm−1i ,
i < m.
As we prove below, Cmm can be presented as
Cmm =
m−1∏
i=0
bi+1
ai − am . (A.11)
Therefore, the occupation probability of a state with m mem-
ristors in the on-state is given by
pm(t) =
bm
am − a0C
m−1
0 e
−a0t + ...+
bm
am − am−1C
m−1
m−1e
−am−1t +
b1
a0 − am ...
bm
am−1 − am e
−amt
=
bm
am − a0 [
b1
a1 − a0 ...
bm−1
am−1 − a0 ]e
−a0t + ...+
bm
am − am−1 [
b1
a0 − am− 1 ...
bm−1
am−2 − am−1 ]e
−am−1t
+
b1
a0 − am ...
bm
am−1 − am e
−amt
=
m∑
i=0
(
m∏
k=1
bk
) m∏
j=0,j 6=i
1
aj − ai
 e−ait. (A.12)
9We note that the above expression works in the entire range
of m = 0, ..., N . In the expression for pN (t), one should use
aN = 0. The coefficients ai and bi are defined above Eq. (A.4)
with m→ i.
D. Coefficient Cmm
This section presents a proof of Eq. (A.11) based on the
theory of functions of a complex variable. It is recommended
that the reader unfamiliar with complex analysis skips this
Section or studies basic concepts of complex integration [36]
before reading this section.
To demonstrate that the expression (A.11) for Cmm is valid,
we show that Eq. (A.11) leads to the correct initial condition
pm(t = 0) = δm,0, where δm,0 is the Kronecker delta. For
this purpose, it is sufficient to verify that the right-hand side
of Eq. (A.12) is zero at t = 0 for any m > 0. Explicitly, based
on Eq. (A.12), it is necessary to show that
0 =
1
(a1 − a0)(a2 − a0)...(am − a0) + ...
+
1
(a0 − am)(a1 − am)...(am−1 − am) . (A.13)
For this purpose consider a contour integral (an integral
along a path in the complex plane)∮
1
(a0 − z)(a1 − z)...(am − z)dz ≡
∮
f(z)dz (A.14)
over a circular path R →∞, see Fig. A.1. On the one hand,
it is clear that the integral is zero for m > 1 as the modulus
of integrand behaves as 1/Rm. On the other hand, its value
can be found using the residue theorem [36]. According to the
residue theorem,∮
f(z)dz = 2pii
m∑
k=0
Resf(z), (A.15)
where the sum is taken over m+ 1 singularities of f(z) that
are z = ak. Assuming that all singularities are simple poles
(as represented in Fig. A.1), the residues are easily evaluated
with the help of
Resz=akf(z) = [(z − ak)f(z)]
∣∣
z=ak
.
The combination of these approaches (direct integration and
residue theorem) leads to the relation (A.13).
E. Average switching time
The average switching time 〈TN 〉 into the final state N can
be evaluated following Eq. (13) approach. In the case of N
memristor network this time can be expressed as
〈TN 〉 =
∞∫
0
t
dpN (t)
dt
dt =
∞∫
0
tbNpN−1(t)dt. (A.16)
The substitution of Eq. (A.12) into Eq. (A.16) results in
〈TN 〉 =
N−1∑
i=0
1
a2i
(
N∏
k=1
bk
) N−1∏
j=0,j 6=i
1
aj − ai
 . (A.17)
R
a0 am
a1
Fig. A.1. Path of contour integration and location of poles.
Eq. (A.17) can be substantially simplified (the reader un-
familiar with complex analysis can skip this paragraph). For
this purpose, we considered a contour integral∮
1
z(a0 − z)(a1 − z)...(aN − z)dz (A.18)
over a circular path (as in Fig. A.1) in the limit of R → ∞.
The evaluation of Eq. (A.18) integral was performed based on
the residue theorem (similarly to Sec. A-D). On the one hand
the integral is zero, on the other hand it can be calculated as
a sum of all simple residues at the points a0, . . . , aN−1, and
the second order pole at z = 0. This procedure leads us to the
relation
N−1∑
j=0
1
a2j
N−1∏
i=0,i6=j
1
ai − aj =
= Res
(
1
(a0 − z)...(aN−1 − z)z2 , 0
)
,
that was used for a simplification of the sum in Eq. (A.17).
Eventually, the following relation for the average switching
time has been derived:
〈TN 〉 =
N−1∑
j=0
1
aj
. (A.19)
APPENDIX B
SWITCHING OF N MEMRISTORS CONNECTED IN-PARALLEL
Consider the dynamics of N identical probabilistic memris-
tors connected in-parallel to a constant voltage source Va. It is
assumed that at t = 0 all memristors are in the off-state, and
the applied voltage induces their switching into the on-state.
The dynamics of each memristor is given by the following
kinetic equation
dp0(t)
dt
= −γ10p0, (B.1)
whose solution
p0(t) = e
−γ10 t (B.2)
gives the probability to find the memristor in the off-state,
while the probability to find it in the on-state is
p1(t) = 1− e−γ10 t. (B.3)
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As memristors connected in-parallel are independent, the
probability to find the system with all memristors in the
on-state is given by the product of individual probabilities,
namely,
p11...11(t) = p
N
1 =
(
1− e−γ10 t
)N
. (B.4)
The corresponding switching time can be evaluated using
〈T‖,N 〉 =
1∫
0
tdp11...11 =
∞∫
0
t
dp11...11
dt
dt. (B.5)
For N = 2, Eq. (B.5) leads to
〈T‖,2〉 = 2
∞∫
0
t
(
1− e−γ10 t
)
e−γ
1
0 tγ10dt =
3
2γ10
. (B.6)
For an arbitrary N , Eq. (B.5) leads to
〈T‖,N 〉 = 1
γ10
(
1 +
1
2
+
1
3
+ ...+
1
N
)
. (B.7)
The above equation is the exact expression for the average
switching time of N memristors connected in-parallel. The
asymptotic behavior of (B.7) at N → ∞ can be understood
from the following expression, which is well-known:
N∑
k=1
1
k
= lnN + γ +O
(
1
N
)
, (B.8)
where γ ≈ 0.577 is Euler’s constant. It is convention to use
γ to denote Euler’s constant, but it has no relation to the γ’s
used to define the switching rates.
We note that all formulae for N memristors connected in-
parallel can be obtained from expressions in Appendix A in
the limit of equal transition rates.
APPENDIX C
SOME RELATIONS RELATED TO THE JOINT SWITCHING
PROBABILITY DISTRIBUTION Φ(t1, t2)
It is straightforward to derive the following results based
on Eq. (22) for Φ(t1, t2). The average network switching time
for the case N = 2 can be calculated as
〈T11〉 =
∞∫
0
∞∫
0
dt1dt2 max(t1, t2)Φ(t1, t2), (C.1)
where the function max(t1, t2) returns the maximum of two
switching times t1 and t2. This definition leads to the same
result Eq.(13) that is based on the kinetic equation approach.
Indeed, Eq. (C.1) can be rewritten as
∞∫
0
t1∫
0
t1Φ(t1, t2)dt2dt1 +
∞∫
0
t2∫
0
t2Φ(t2, t1)dt1dt2, (C.2)
where, according to the note below Eq. (22), we interchanged
t1 and t2 in the second switching probability distribution
function that corresponds to t1 < t2. As both terms in the
expression (C.2) are apparently the same, one gets
〈T11〉 = 2γ100γ201
∞∫
0
t1∫
0
t1e
−2γ100t2e−γ
2
01t1eγ
2
01t2dt2dt1
=
2γ100γ
2
01
2γ100 − γ201
∞∫
0
t1
(
e−γ
2
01t1 − e−2γ100t1
)
dt1 =
1
2γ100
+
1
γ201
.
Besides, the switching probability distribution Φ1(t1) can
be calculated by integration with respect to another switching
time t2:
Φ1(t1) =
∞∫
0
Φ(t1, t2)dt2. (C.3)
Moreover, as p11 is the probability of finding both memristors
switched at the moment time t, it coincides with the proba-
bility of the switching of the first and the second memristor
somewhere within the time interval (0, t). It means that the
moments of times t1 and t2 of the switching of the first and
the second memristors should belong to the same interval,
0 < t1 < t and 0 < t2 < t. Therefore, by using the definition
of the joint probability distribution function (see Eq. (22) and
the paragraph after it), the probability p11 can be calculated
as the double integral over the square area 0 < t1,2 < t of the
function Φ(t1, t2):
p11(t) =
t∫
0
t∫
0
Φ(t1, t2)dt2dt1. (C.4)
The same idea can be used to calculate the other probabilities
p01, p00. The result is
p01(t) =
t∫
0
∞∫
t
Φ(t1, t2)dt2dt1, (C.5)
and
p00(t) =
∞∫
t
∞∫
t
Φ(t1, t2)dt2dt1. (C.6)
APPENDIX D
ADAPTIVE PROBABILISTIC THRESHOLD MODEL (APTM)
The threshold-type resistance switching models [37], [38],
[4] have gained popularity and significant research is being
carried out based on such models. Here we formulate an adap-
tive probabilistic threshold model for probabilistic memristor
modeling.
Similarly to the main text, we consider binary memris-
tors characterized by two possible resistance states, Ron and
Roff , which can be voltage-dependent. The following voltage-
dependent switching rates are postulated:
γ0→1(V ) =
{
kon
(
V
Von
− 1
)αon
, V > Von > 0
0, otherwise
(D.1)
γ1→0(V ) =
{
koff
(
V
Voff
− 1
)αoff
, V < Voff < 0
0, otherwise
(D.2)
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where Von and Voff are the threshold voltages for the tran-
sition into the off- and on-states, respectively, kon, koff ,
αon, and αoff are constants. As above, the probability of a
memristor in the off-state at time t to switch within the time
interval t to t + ∆t is ∆tγ0→1(V ). For a memristor in the
on-state the probability is ∆tγ1→0(V ). These switching rates,
in combination with Eq. (1), take into account a wide range
of possible switching behaviors.
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Fig. D.1. I−V curve for APTM memristor driven by a 2 V amplitude 1 kHz
sinusoidal voltage. This plot was obtained using the following parameter val-
ues: kon = koff = 105 Hz, Von = 1 V, Voff = −1 V, αon = αoff = 1,
Ron = 1 kΩ, and Roff = 10 kΩ.
An example of current-voltage characteristics for APTM
memristor is presented in Fig. D.1.
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